Abstract/Details

Temperature aware techniques for design, simulation and measurement in microprocessors


2007 2007

Other formats: Order a copy

Abstract (summary)

Temperature aware chip designs have gained importance and popularity in recent years. In this dissertation, we present several temperature aware techniques to reduce the temperature of the chip, to speedup thermal simulations, and to provide live thermal measurements in microprocessors. They include: (1) Temperature aware floorplanning: reducing the maximum temperature of the CPU chip through floorplanning. Through careful block placement, temperature aware floorplanning is able to greatly improve the temperature distribution of the chip while maintaining comparable performance. Experimental results show that it is possible to find a floorplan that can reduce the maximum temperature of a chip by up to 21°C compared to the original floorplan while keeping the total wire length of the chip almost the same as before. (2) Fast architecture-level thermal simulation: utilizing some specific properties of the input power trace to accelerate architecture-level transient thermal simulations. Based on a linear thermal system formulation, the new method replaces many time-consuming integration computations with more efficient matrix multiplications. Experimental results show that the new method provides a speedup of up to 1000x without any accuracy loss compared to the HotSpot simulator. (3) Lightweight runtime temperature monitoring: using internal performance counters to provide detailed temperature distribution information for a CPU chip with negligible overhead. After calibration against a temperature sensor inside the CPU chip, the average temperature deviation is less than 2°C for the SPEC2000 benchmarks, showing that our tool is able to estimate the temperature distribution of a CPU chip with acceptable accuracy.

Indexing (details)


Subject
Environmental engineering
Classification
0775: Environmental engineering
Identifier / keyword
Applied sciences, Floorplanning, Microprocessors, Temperature-aware
Title
Temperature aware techniques for design, simulation and measurement in microprocessors
Author
Han, Yongkui
Number of pages
112
Publication year
2007
Degree date
2007
School code
0118
Source
DAI-B 68/07, Dissertation Abstracts International
Place of publication
Ann Arbor
Country of publication
United States
ISBN
9780549170426
Advisor
Koren, Israel
University/institution
University of Massachusetts Amherst
Department
Electrical & Computer Engineering
University location
United States -- Massachusetts
Degree
Ph.D.
Source type
Dissertations & Theses
Language
English
Document type
Dissertation/Thesis
Dissertation/thesis number
3275735
ProQuest document ID
304845722
Copyright
Database copyright ProQuest LLC; ProQuest does not claim copyright in the individual underlying works.
Document URL
http://search.proquest.com/docview/304845722
Access the complete full text

You can get the full text of this document if it is part of your institution's ProQuest subscription.

Try one of the following:

  • Connect to ProQuest through your library network and search for the document from there.
  • Request the document from your library.
  • Go to the ProQuest login page and enter a ProQuest or My Research username / password.