Jitter reduction on high-speed clock signals

2007 2007

Other formats: Order a copy

Abstract (summary)

As clocking speeds increase, it becomes more and more important to be able to generate ”clean”, low-jitter clock signals. Traditionally, PLLs have been one of the most commonly used signal cleaning methods, but as higher frequencies are being used, the limits imposed by both the design complexity and performance of PLLs is being felt.

This work shows that a purely feedforward jitter removal circuit is possible for frequencies in the 800MHz to 5GHz range. The design is relatively simple and modular, which allows a designer to customize to the type of system where the circuit will be used. MOSFET devices were used and no special processing is required. In some cases it is recommended that certain analog blocks are placed near each other to minimize process variation effects but, other than that, no special layout considerations are required or recommended. The transistors used in the switching NMOS in the integrator have a channel length of 110 nm. All other devices in the design are sized above 130nm . No effort was made to minimize the number of transistors used. The final number of transistors used was 403 from the input single-to-differential converter through the output level detector. Exactly 300 of these were used in the input monostable block.

Simulations were done using ST Microelectronic 90nm technology. Simulations looked at the performance of the circuit in the presence of supply noise, GND noise, intrinsic noise, and input jitter. All simulations were done at typical, fast, and slow corners. Attenuation of jitter was tested with input jitter from 0pspk pk to the limit the system could process. For a system running at 1GHz and driven with a pulse of width 650ps, the maximum jitter that can be processed is slightly less than 350pspk pk. The results varied from -13.81dB (a 4.9x reduction in rms jitter) for 200mV of random noise on the supply, intrinsic noise, and worst case evaluations for 10% process variation, to -14.68 dB (a 5.4x reduction in rms jitter) for no supply or GND noise. Using an ideal source instead of the pre-processing input monostable block used in these results, gives a maximum jitter reduction of -35.5dB. The loss in performance can be attributed to the large amount of circuitry in the input block. These results show that this purely feedforward system is, in fact, effective in reducing jitter.

In implementing this system, a number of new blocks were developed including a differential Schmitt trigger, feedforward correction block to align signals, high-speed pulse-mode flip-flop, and a monostable that can produce a duty cycle close to 100%. The feedforward biasing circuitry was also unique as was the effort to create a completely feedforward design.

Indexing (details)

Electrical engineering
0544: Electrical engineering
Identifier / keyword
Applied sciences; Clock generation; Clocking; Integrated circuits; Jitter
Jitter reduction on high-speed clock signals
Smilkstein, Tina Harriet
Number of pages
Publication year
Degree date
School code
DAI-B 69/05, Dissertation Abstracts International
Place of publication
Ann Arbor
Country of publication
United States
Brodersen, Robert W.
University of California, Berkeley
University location
United States -- California
Source type
Dissertations & Theses
Document type
Dissertation/thesis number
ProQuest document ID
Database copyright ProQuest LLC; ProQuest does not claim copyright in the individual underlying works.
Document URL
Access the complete full text

You can get the full text of this document if it is part of your institution's ProQuest subscription.

Try one of the following:

  • Connect to ProQuest through your library network and search for the document from there.
  • Request the document from your library.
  • Go to the ProQuest login page and enter a ProQuest or My Research username / password.